

Vortragsankündigung

Ass. Prof. Dr. Majid Haghparast
Islamic Azad University, Tehran, Iran

**Univ.-Prof. Dr.
Robert Wille**
Inst. Integrierte Schaltungen
Abt. Integrierte Schaltungen
und Systementwurf

T +43 732 2468-4739
robert.wille@jku.at

Sekretariat:
Doris Nikolaus
T +43 732 2468-4730
doris.nikolaus@jku.at

Zeit: 04.05.2017 um 11 Uhr

Ort: SCP3, Raum 047

Titel: Reversible Logic Design

Abstract: Amongst the currently considered emerging technologies, reversible logic is a promising one e.g. due to its application in quantum computing. However, since the corresponding computation paradigm is different, several building blocks such as adders, subtractors, multipliers, or ALUs have to be re-designed. In this talk, I describe a selection of these circuits and compare the respective designs with their existing counterparts. In addition, I consider further realizations that rely on multiple valued logic and, hence, yield ternary and quaternary reversible circuits which may offer benefits with respect to performance, power consumption, and production cost.

Short Bio: Dr. Majid Haghparast received his B.Sc. in computer hardware engineering in 2003. He received his MSc. and Ph.D. degrees in computer architecture in 2006 and 2009, respectively. Since 2007, he has been affiliated with the Computer Engineering Faculty, IAU University, Tehran, Iran as an assistant professor. He has published more than 50 research papers in various international journals and conferences. His research interests include wireless sensor networks, cloud computing, reversible logic and computer arithmetic. Dr. Haghparast is on the panel of reviewers for various international journals. His current h-index is 15 according to Google Scholar.